




Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	- 200			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = - 10 V	3.0		
Q _g (Max.) (nC)	11			
Q _{gs} (nC)	7.0			
Q _{gd} (nC)	4.0			
Configuration	Single			



FEATURES

- Dynamic dV/dt Rating
- P-Channel
- · Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available



DESCRIPTION

The Power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFETs design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRF9610PbF
Lead (1 b)-nee	SiHF9610-E3
SnPb	IRF9610
	SiHF9610

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, un	less otherv	vise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	- 200	V	
Gate-Source Voltage			V_{GS}	± 20	V	
Continuous Drain Current	V _{GS} at - 10 V	$T_{\rm C} = 25$	- I _D	- 1.8	А	
		$T_{C} = 100$		- 1.0		
Pulsed Drain Current ^a			I _{DM}	- 7.0		
Linear Derating Factor				0.16	W/°C	
Maximum Power Dissipation	T _C = 25 °C		P _D	20	W	
Inductive Current, Clamp			I _{LM}	- 7.0	Α	
Peak Diode Recovery dV/dt ^c			dV/dt - 5.0		V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150			
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d	- °C	
Mounting Towns	6-32 or M3 screw			10	lbf ⋅ in	
Mounting Torque				1.1	N · m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 5).
- b. Not applicable.
- c. $I_{SD} \le$ 1.8 A, $dI/dt \le$ 70 A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le$ 150 °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRF9610, SiHF9610

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50	-	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	6.4		

PARAMETER	SYMBOL	vise noted	MIN.	TYP.	MAX.	UNIT	
Static	O T WIDOL	120	T CONDITIONS	Will 4.		WAX.	Olviii
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = - 250 μA		- 200	I -	_	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$ Reference to 25 °C, $I_D = -1 \text{ mA}$		-	- 0.23	_	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$		- 2.0	-	- 4.0	V/ C
Gate-Source Leakage	I _{GSS}	_	$V_{DS} = V_{GS}, I_{D} = -230 \mu\text{A}$ $V_{GS} = \pm 20 \text{V}$		_	± 100	nA
data dodroc Edanago	1035	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = -200 \text{ V}, V_{GS} = 0 \text{ V}$		-	_	- 100	μА
Zero Gate Voltage Drain Current	I_{DSS}		V _{DS} = -200 V, V _{GS} = 0 V V _{DS} = -160 V, V _{GS} = 0 V, T _J = 125 °C		-	- 500	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V		-	-	3.0	Ω
Forward Transconductance	9 _{fs}		V _{DS} = -50 V, I _D = -0.90 A ^b		-	-	S
Dynamic		•				l	
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = -25 \text{ V},$ f = 1.0 MHz, see fig. 10		-	170	-	pF
Output Capacitance	C _{oss}			-	50	-	
Reverse Transfer Capacitance	C _{rss}			-	15	-	
Total Gate Charge	Qg			-	-	11	nC
Gate-Source Charge	Q_{gs}	V _{GS} = - 10 V	$I_D = -3.5 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 11 and 18 ^b	-	-	7.0	
Gate-Drain Charge	Q_{gd}		See lig. 11 and 10	-	-	4.0	
Turn-On Delay Time	t _{d(on)}			-	8.0	-	†
Rise Time	t _r	V _{DD} = -	V _{DD} = - 100 V, I _D = - 0.90 A,		15	-	- ns
Turn-Off Delay Time	t _{d(off)}	$R_G = 50 \ \Omega$, $R_D = 11 \ \Omega$, see fig. 17 ^b		-	10	-	
Fall Time	t _f			-	8.0	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	
Internal Source Inductance	L _S			-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s	•				<u>'</u>	
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 1.8	- A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	- 7.0	
Body Diode Voltage	V_{SD}	T _J = 25 °C, I _S = - 1.8 A, V _{GS} = 0 V ^b		-	-	- 5.8	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = - 1.8 A, dl/dt = 100 A/μs ^b		-	240	360	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.7	2.6	μС
Forward Turn-On Time	t _{on}	Intrinsic tu	on is dor	minated b	v L _s and	L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 5).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration

Vishay Siliconix






Fig. 6 - Typical Transconductance vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage vs. Temperature




Fig. 9 - Normalized On-Resistance vs. Temperature




Fig. 10 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 12 - Typical On-Resistance vs. Drain Current




Fig. 13 - Maximum Drain Current vs. Case Temperature




Fig. 14 - Power vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circult




Fig. 16 - Clamped Inductive Waveforms

Vishay Siliconix






Fig. 17a - Switching Time Test Circuit




Fig. 17b - Switching Time Waveforms




Fig. 18a - Basic Gate Charge Waveform






Fig. 18b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit



• Compliment N-Channel of D.U.T. for driver



V_{GS} = -5 V for logic level and -3 V drive devices

Fig. 19 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91080.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com