



SN65HVD1040

SLLS631B-MARCH 2007-REVISED APRIL 2007

LOW-POWER CAN TRANSCEIVER WITH BUS WAKE-UP

FEATURES

- Improved Drop-in Replacement for the TJA1040
- ±12 kV ESD Protection
- Low-Current Standby Mode with Bus Wake-up: 5 μA Typical
- Bus-Fault Protection of -27 V to 40 V
- Rugged Split-Pin Bus Stability
- Dominant Time-Out Function
- Power-Up/Down Glitch-Free Bus Inputs and Outputs
 - High Input Impedance with Low V_{CC}
 - Monotonic Outputs During Power Cycling
- DeviceNet Vendor ID # 806


APPLICATIONS

- Battery Operated Applications
- Hand-Held Diagnostics
- Medical Scanning and Imaging
- HVAC
- Security Systems
- Telecom Base Station Status and Control
- SAE J1939 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- Industrial Automation
 - DeviceNet[™] Data Buses

DESCRIPTION

The SN65HVD1040 meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). As CAN transceivers, these devices provide differential transmit and receive capability for a CAN controller at signaling rates of up to 1 megabit per second (Mbps). ⁽¹⁾

Designed for operation in especially harsh environments, the device features ± 12 kV ESD protection on the bus and split pins, cross-wire, overvoltage and loss of ground protection from -27 to 40 V, overtemperature shutdown, a -12 V to 12 V common-mode range, and will withstand voltage transients from -200 V to 200 V according to ISO 7637.



(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DeviceNet is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (Continued)


The STB input (pin 8) selects between two different modes of operation; high-speed or low-power mode. The high-speed mode of operation is selected by connecting STB to ground.

If a high logic level is applied to the STB pin of the SN65HVD1040, the device enters a low-power bus-monitor standby mode. While the SN65HVD1040 is in the low-power bus-monitor standby mode, a dominant bit greater than 5 μ s on the bus is passed by the bus-monitor circuit to the receiver output. The local protocol controller may then reactivate the device when it needs to transmit to the bus.

A dominant-time-out circuit in the SN65HVD1040 prevents the driver from blocking network communication during a hardware or software failure. The time-out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is then reset by the next rising edge on TXD.

The SPLIT output (pin 5) is available on the SN65HVD1040 as a $V_{CC}/2$ common-mode bus voltage bias for a split-termination network.

The SN65HVD1040 is characterized for operation from -40°C to 125°C.



ORDERING INFORMATION

PART NUMBER	DOMINANT TIME-OUT	LOW-POWER BUS MONITOR	PACKAGE ⁽¹⁾	MARKED AS	ORDERING NUMBER
SN65HVD1040	YES	YES	SOIC-8	VP1040	SN65HVD1040D (rail)
3N03HVD1040	TES	TES	3010-0	VF1040	SN65HVD1040DR (reel)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

			VALUE
V _{CC}	Supply voltage ⁽²⁾		–0.3 V to 7 V
V _{I(bus)}	Voltage range at any bus term	inal (CANH, CANL, SPLIT)	–27 V to 40 V
I _{O(OUT)}	Receiver output current	-20 mA to 20 mA	
	Voltage input, transient pulse	³⁾ , (CANH, CANL, SPLIT)	–200 V to 200 V
	Human Body Model	Bus terminals and GND	±12 kV
ESD	Human body model ⁽⁴⁾	All pins	±4 kV
E3D	Charged-device-model ⁽⁵⁾	All pins	±1 kV
	Machine model		±200 V
VI	Voltage input range (TXD, ST	3)	–0.5 V to 6 V
TJ	Junction temperature		–55°C to 170°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with ISO 7637, test pulses 1, 2, 3a, 3b, 5, 6 & 7.

(4) Tested in accordance JEDEC Standard 22, Test Method A114-A.
(5) Tested in accordance JEDEC Standard 22, Test Method C101.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		4.75	5.25	V
$\rm V_{I}~\rm or~V_{IC}$	Voltage at any bus terminal (separately o	r common mode)	-12 ⁽¹⁾	12	V
V _{IH}	High-level input voltage	TXD, STB	2	5.25	V
V _{IL}	Low-level input voltage	TAD, STB	0	0.8	V
V _{ID}	Differential input voltage		-6	6	V
	High lovel output ourrent	Driver	-70		mA
ЮН	High-level output current	Receiver	-2		ША
		Driver		70	~^^
I _{OL}	Low-level output current	Receiver		2	mA
t _{SS}	Maximum pulse width to remain in standa	бу		0.7	μs
TJ	Junction temperature		-40	150	С

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

SUPPLY CURRRENT

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Supply current, V _{CC}	Dominant	$V_I = 0 V, 60 \Omega$ Load, STB at 0 V		50	70	~
I _{CC}		Recessive	$V_I = V_{CC}$, STB at 0 V		6	10	mA
		Standby	STB at VCC, VI = VCC		5	12	μΑ

DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditiions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{loop1}	Total loop delay, driver input to receiver output, Recessive to Dominant	STB at 0 V,	90	230	20
t _{loop2}	Total loop delay, driver input to receiver output, Dominant to Recessive	See Figure 9	90	230	ns

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditiions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
Var	Bus output voltage	CANH	$V_I = 0 V$, STB at 0 V, $R_L = 60 \Omega$, See Figure 1 and	2.9	3.4	4.5	V	
V _{O(D)}	(Dominant)	CANL	Figure 2	0.8		1.75	v	
V _{O(R)}	D(R) Bus output voltage (Recessive)		V _I = 3 V, STB at 0 V, See Figure 1 and Figure 2	2	2.5	3	V	
Vo	Bus output voltage (Standby)		$R_L = 60 \Omega$, STB at V _{CC} , See Figure 1 and Figure 2	-0.1		0.1	V	
N/			$V_I = 0 V$, $R_L = 60 \Omega$, STB at 0 V, See Figure 1 and Figure 2, and Figure 3	1.5		3	V	
V _{OD(D)}	Differential output voltage (Dominant)		V_{I} = 0 V, R_{L} = 45 $\Omega,$ STB at 0 V, See Figure 1 and Figure 2	1.4		3	v	
V _{SYM}	Output symmetry (Dominant or Recessive) [$V_{O(CANH)} + V_{O(CANL)}$)		STB at 0 V, See Figure 2 and Figure 13	0.9×V _{CC}	V _{CC}	1.1×V _{CC}	V	
V _{OD(R)}	Differential output voltage (Recessive)		V_{I} = 3 V, R_{L} = 60 $\Omega,$ STB at 0 V, See Figure 1 and Figure 2	-0.012		0.012	V	
OD(R)			V _I = 3 V, STB at 0 V, No Load	-0.5		0.05		
V _{OC(D)}	Common-mode output voltage (Dominant)		STB at 0 V, See Figure 8	2	2.3	3	V	
V _{OC(pp)}	Peak-to-peak common-mode c voltage	output			0.3		v	
I _{IH}	High-level input current, TXD in	nput	V _I at V _{CC}	-2		2	μΑ	
IIL	Low-level input current, TXD in	put	V _I at 0 V	-50		-10	μΑ	
I _{O(off)}	Power-off TXD Leakage currer	nt	V _{CC} at 0 V, TXD at 5 V			1	μΑ	
			V _{CANH} = -12 V, CANL Open, See Figure 12	-120	-72			
I	Short-circuit steady-state output	ut	V _{CANH} = 12 V, CANL Open, See Figure 12		0.36	1	m۸	
I _{OS(ss)}	current		V _{CANL} = -12 V, CANH Open, See Figure 12	-1	-0.5		mA	
			V _{CANL} = 12 V, CANH Open, See Figure 12		71	120		
Co	Output capacitance		See Input capacitance to ground in <i>RECEIVER</i> ELECTRICAL CHARACTERISTICS.					

(1) All typical values are at 25 $\,$ C with a 5-V supply.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		25	65	120	
t _{PHL}	Propagation delay time, high-to-low-level output		25	45	120	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	STB at 0 V, See Figure 4			25	ns
t _r	Differential output signal rise time			25		
t _f	Differential output signal fall time			50		
t _{en}	Enable time from silent mode to dominant	See Figure 7			10	μs
t _{dom}	Dominant time-out	See Figure 10	300	450	700	μs

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage				800	900	
V _{IT-}	Negative-going input threshold voltage	High-speed mode	STB at 0 V, See Table 1	500	650		mV
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})		STB at V _{CC}	100	125		
VIT	Input threshold voltage	Standby mode	STB at V _{CC}	500		1150	
V _{OH}	High-level output voltage		$I_0 = -2 \text{ mA}$, See Figure 6	4	4.6		V
V _{OL}	Low-level output voltage		I _O = 2 mA, See Figure 6		0.2	0.4	V
I _{I(off)}	Power-off bus input current					5	μΑ
I _{O(off)}	Power-off RXD leakage current		V _{CC} at 0 V, RXD at 5 V			20	μA
CI	Input capacitance to ground, (CAN	IH or CANL)	TXD at 3 V, V _I = 0.4 sin (4E6πt) + 2.5 V		20		pF
CID	Differential input capacitance		TXD at 3 V, V _I = 0.4 sin (4E6πt)		10		pF
R _{ID}	Differential input resistance		TXD at 3 V, STD at 0 V	30		80	1.0
R _{IN}	Input resistance, (CANH or CANL)		TXD at 3 V, STD at 0 V	15	30	40	kΩ
R _{I(m)}	Input resistance matching [1 – (R _{IN (CANH)} / R _{IN (CANL)})] x 100	%	V _{CANH} = V _{CANL}	-3%	0%	3%	

(1) All typical values are at 25 C with a 5-V supply.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditiions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH}	Propagation delay time, low-to-high-level output			100	130	
t _{pHL}	Propagation delay time, high-to-low-level output	STB at 0 V, TXD at 3 V, See Figure 6	45	70	130	20
t _r	Output signal rise time			8		ns
t _f	Output signal fall time			8		
t _{BUS}	Dominant time required on bus for wake-up from standby ⁽¹⁾	STB at V _{CC} Figure 11	0.7		5	μs

(1) The device under test shall not signal a wake-up condition with dominant pulses shorter than t_{BUS} (min) and shall signal a wake-up condition with dominant pulses longer than t_{BUS} (max). Dominant pulses with a length between t_{BUS} (min) and t_{BUS} (max) may lead to a wake-up.

SPLIT-PIN CHARACTERISTICS

over recommended operating conditiions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage	–500 μA < I _O < 500 μA	$0.3 \times V_{CC}$	$0.5 \times V_{CC}$	$0.7 \times V_{CC}$	V
I _{O(stb)}	Standby mode leakage current	STB at 2 V, –12 V \leq V _O \leq 12 V	-5		5	μA

STB-PIN CHARACTERISTICS

over recommended operating conditiions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{IH}	High level input current	STB at 2 V	-10		0	μA
$I_{\rm IL}$	Low level input current	STB at 0 V	-10		0	μA

PARAMETER MEASUREMENT INFORMATION






Figure 2. Bus Logic State Voltage Definitions

Figure 1. Driver Voltage, Current, and Test Definition




Figure 3. Driver V_{OD} Test Circuit




Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions



PARAMETER MEASUREMENT INFORMATION (continued)



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6ns, Z₀ = 50 Ω .
- B. C_L includes instrumentation and fixture capacitance within 20%.

Figure 6. Receiver Test Circuit and Voltage Waveforms

	INPUT					
VCANH	VCANL	V _{ID}	I	R		
–11.1 V	–12 V	900 mV	L	V _{OL}		
12 V	11.1 V	900 mV	L			
6 V	-12 V	6 V	L			
12 V	6 V	6 V	L			
–11.5 V	-12 V	500 mV	Н	V _{OH}		
12 V	11.5 V	500 mV	Н			
-12 V	-6 V	6 V	Н			
6 V	12 V	6 V	Н	1		
Open	Open	Х	Н			

Table 1. Differential Input	Voltage Threshold Test
-----------------------------	------------------------






Figure 7. t_{en} Test Circuit and Voltage Waveforms




A. All V_I input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 8. Peak-to-Peak Common Mode Output Voltage Test and Waveform




A. All V_I input pulses are from 0 V to V_{CC} and supplied by a generator with the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 9. tloop Test Circuit and Voltage Waveforms



- A. All V_I input pulses are from 0 V to V_{CC} and supplied by a generator with the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 500 Hz, 50% duty cycle.
- B. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within 20%.

Figure 10. Dominant Time-Out Test Circuit and Waveform




- A. For V_I bit width \leq 0.7 µs, V_O = V_{OH}. For V_II bit width \geq 5 µs, V_O = V_{OL}. V_I input pulses are supplied from a generator with the following characteristics; t_r or t_f \leq 6 ns. Pulse Repetition Rate (PRR) = 50 Hz, 30% duty cycle.
- B. $C_L = 15 \text{ pF}$ includes instrumentation and fixture capacitance within 20%.

Figure 11. t_{BUS} Test Circuit and Waveform

SN65HVD1040

SLLS631B-MARCH 2007-REVISED APRIL 2007








Figure 13. Driver Output Symmetry Test Circuit

DEVICE INFORMATION

INP	UTS	OUTI	PUTS	BUS STATE
TXD	STB	CANH	CANL	
L	L	Н	L	DOMINANT
Н	L	Z	Z	RECESSIVE
Open	Х	Z	Z	RECESSIVE
Х	H or Open	Z	Z	RECESSIVE

Table 2. DRIVER FUNCTION TABLE⁽¹⁾

(1) H = high level; L = low level; X = irrelevant; Z = high impedance

DIFFERENTIAL INPUTS V _{ID} = CANH - CANL	STB	OUTPUT RXD	BUS STATE
$V_{ID} \ge 0.9 V$	L	L	DOMINANT
V _{ID} ≥ 1.15 V	H or Open	L	DOMINANT
$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	Х	?	?
$V_{ID} \le 0.5 V$	Х	Н	RECESSIVE
Open	Х	н	RECESSIVE

Table 3. RECEIVER FUNCTION TABLE⁽¹⁾

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	PARAMETER TEST CONDITIONS				UNIT
0	Thermal Desistance Junction to Air	Low-K Thermal Resistance ⁽¹⁾		211		°C/W
θ_{JA}	Thermal Resistance, Junction-to-Air	High-K Thermal Resistance		131		°C/W
θ_{JB}	Thermal Resistance, Junction-to-Board			53		°C/W
θ_{JC}	Thermal Resistance, Junction-to-Case			79		-0/00
P _D	Device Power Dissipation	$R_L = 60 \Omega$, S at 0 V, Input to TXD a 500kHz 50% duty-cycle square wave		112	170	mW
T_{JS}	Junction Temperature, Thermal Shutde		190		°C	

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

(2) Extended operation in thermal shutdown may affect device reliability, see the Application Information section.


DEVICE INFORMATION

TJA1040 ⁽¹⁾	PARAMETER	HVD10xx
	TJA1040 DRIVER SECTIO	N
V _{IH}	High-level input voltage	Recommended V _{IH}
V _{IL}	Low-level input voltage	Recommended VIL
IIH	High-level input current	Driver I _{IH}
IIL	Low-level input current	Driver I _{IL}
	TJA1040 BUS SECTION	
V _{th(dif)}	Differential input voltage	Receiver V_{IT} and recommended V_{ID}
V _{hys(dif)}	Differential input hysteresis	Receiver V _{hys}
V _{O(dom)}	Dominant output voltage	Driver V _{O(D)}
V _{O(reces)}	Recessive output voltage	Driver V _{O(R)}
V _{i(dif)(th)}	Differential input voltage	Receiver V_{IT} and recommended V_{ID}
V _{O(dif0(bus)}	Differential bus voltage	Driver $V_{OD(D)}$ and $V_{OD(R)}$
I _{LI}	Power-off bus input current	Receiver I _{I(off)}
I _{O(SC)}	Short-circuit output current	Driver I _{OS(SS)}
R _{i(cm)}	CANH, CANL input resistance	Receiver R _{IN}
R _{i(def)}	Differential input resistance	Receiver R _{ID}
R _{i(cm) (m)}	Input resistance matching	Receiver R _{I (m)}
C _{i(cm)}	Input capacitance to ground	Receiver C _I
C _{i(dif)}	Differential input capacitance	Receiver C _{ID}
	TJA1040 RECEIVER SECTION	N
I _{OH}	High-level output current	Recommended I _{OH}
I _{OL}	Low-level output current	Recommended I _{OL}
	TJA1040 SPLIT PIN SECTIO	DN
Vo	Reference output voltage	Vo
	TJA1040 TIMING SECTION	4
t _{d(TXD-BUSon)}	Delay TXD to bus active	Driver t _{PLH}
t _{d(TXD-BUSoff)}	Delay TXD to bus inactive	Driver t _{PHL}
t _{d(BUSon-RXD)}	Delay bus active to RXD	Receiver t _{PHL}
t _{d(BUSoff-RXD)}	Delay bus inactive to RXD	Receiver t _{PLH}
t _{PD(TXD-RXD)}	Prop delay TXD to RXD	Device t_{LOOP1} and t_{LOOP2}
t _{d(stb-norm)}	Enable time from standby to dominant	Driver t _{en}
	TJA1040 STB PIN SECTIO	N
V _{IH}	High-level input voltage	Recommended V _{IH}
V _{IL}	Low-level input voltage	Recommended VIL
I _{IH}	High-level input current	I _{IH}
I _{IL}	Low-level input current	I _{IL}


Table 4. Parametric Cross Reference With the TJA1040

(1) From TJA1040 Product Specification, Philips Semiconductors, 2003 February 19.


Equivalent Input and Output Schematic Diagrams




TYPICAL CHARACTERISTICS







TYPICAL CHARACTERISTICS (continued)





APPLICATION INFORMATION

CAN Basics

The basics of arbitration require that the receiver at the sending node designate the first bit as dominant or recessive after the initial wave of the first bit of a message travels to the most remote node on a network and back again. Typically, this "sample" is made at 75% of the bit width, and within this limitation, the maximum allowable signal distortion in a CAN network is determined by network electrical parameters.

Factors to be considered in network design include the approximately 5 ns/m propagation delay of typical twisted-pair bus cable; signal amplitude loss due to the loss mechanisms of the cable; and the number, length, and spacing of drop-lines (stubs) on a network. Under strict analysis, variations among the different oscillators in a system also need to be accounted for with adjustments in signaling rate and stub and bus length. Table 5 lists the maximum signaling rates achieved with the SN65HVD1040 with several bus lengths of category 5, shielded twisted pair (CAT 5 STP) cable.

Bus Length (m)	Signaling Rate (kbps)
30	1000
100	500
250	250
500	125
1000	62.5

Table 5. Maximum Signaling Rates for Various Cable Lengths

The ISO 11898 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. (Note: Non-standard application may come with a trade-off in signaling rate.) A large number of nodes requires a transceiver with high input impedance such as the HVD1040.

The Standard specifies the interconnect to be a single twisted-pair cable (shielded or unshielded) with 120 Ω characteristic impedance (Z₀). Resistors equal to the characteristic impedance of the line terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines connect nodes to the bus and should be kept as short as possible to minimize signal reflections.

Connectors, while not specified by the standard should have as little effect as possible on standard operating parameters such as capacitive loading. Although unshielded cable is used in many applications, data transmission circuits employing CAN transceivers are usually used in applications requiring a rugged interconnection with a wide common-mode voltage range. Therefore, shielded cable is recommended in these electronically harsh environments, and when coupled with the Standard's –2-V to 7-V common-mode range of tolerable ground noise, helps to ensure data integrity. The HVD1040 enhances the Standard's insurance of data integrity with an extended –12 V to 12 V range of common-mode operation.




Figure 24. Typical CAN Differential Signal Eye-Pattern

An eye pattern is a useful tool for measuring overall signal quality. As displayed in Figure 25, the differential signal changes logic states in two places on the display, producing an "eye." Instead of viewing only one logic crossing on the scope, an entire "bit" of data is brought into view. The resulting eye pattern includes all of the effects of systemic and random distortion, and displays the time during which a signal may be considered valid.

The height of the eye above or below the receiver threshold voltage level at the sampling point is the noise margin of the system. Jitter is typically measured at the differential voltage zero-crossing during the logic state transition of a signal. Note that jitter present at the receiver threshold voltage level is considered by some to be a more effective representation of the jitter at the input of a receiver.

As the sum of skew and noise increases, the eye closes and data is corrupted. Closing the width decreases the time available for accurate sampling, and lowering the height enters the 900 mV or 500 mV threshold of a receiver.

Different sources induce noise onto a signal. The more obvious noise sources are the components of a transmission circuit themselves; the signal transmitter, traces and cables, connectors, and the receiver. Beyond that, there is a termination dependency, cross-talk from clock traces and other proximity effects, V_{CC} and ground bounce, and electromagnetic interference from near-by electrical equipment.

The balanced receiver inputs of the HVD1040 mitigate most all sources of signal corruption, and when used with a quality shielded twisted-pair cable, help insure data integrity.




Figure 25. Typical HVD1040 Application



Thermal Shutdown

The SN65HVD1040 has a thermal shutdown that turns off the driver outputs when the junction temperature nears 190°C. This shutdown prevents catastrophic failure from bus shorts, but does not protect the circuit from possible damage. The user should strive to maintain recommended operating conditions, and not exceed absolute maximum ratings at all times. If the SN65HVD1040 is subjected to many or long durations faults that can put the device into thermal shutdown, it should be replaced.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65HVD1040D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1040DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1040DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1040DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




17-May-2007



Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao =	Dimension	designed	to	accommodate	the	component	width.
Bo =	Dimension	designed	to	accommodate	the	component	length.
Ko =	Dímension	designed	to	accommodate	the	component	thíckness.
W = 0	Overall widt	h of the	car	rier tape.			
P = f	^p itch betwe	en succes	ssiv	e cavity center	'S,		




TAPE AND REEL INFORMATION

PACKAGE MATERIALS INFORMATION



17-May-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1040DR	D	8	TAI	330	12	6.4	5.2	2.1	8		PKGORN T1TR-MS P




TAPE AND REEL BOX INFORMATION

	Device
ł	SN65HVD1040DR

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated