





20-W STEREO CLASS-D AUDIO POWER AMPLIFIER

## **FEATURES**

- 20-W/ch into an 8- $\Omega$  Load From a 18-V Supply
- 10-W/ch into an 8- $\Omega$  Load From a 12-V Supply
- 15-W/ch into an 4- $\Omega$  Load From a 12-V Supply
- Operates from 10 V to 26 V
- 92% Efficient Class-D Operation Eliminates **Need for Heat Sinks**
- Four Selectable, Fixed Gain Settings
- **Differential Inputs**
- Thermal and Short-Circuit Protection With **Auto Recovery Feature**
- **Clock Output for Synchronization With Multiple Class-D Devices**
- Surface Mount 7 mm × 7 mm, 48-pin QFN **Package**
- Surface Mount 9 mm × 9 mm, 48-pin HTQFP **Package**

#### **APPLICATIONS**

**Televisions** 


#### DESCRIPTION

The TPA3100D2 is a 20-W (per channel) efficient, Class-D audio power amplifier for driving bridged-tied stereo speakers. The TPA3100D2 can drive stereo speakers as low as 4  $\Omega$ . The high efficiency of the TPA3100D2, 92%, eliminates the need for an external heat sink when playing music.

SLOS469D-OCTOBER 2005-REVISED FEBRUARY 2006

The gain of the amplifier is controlled by two gain select pins. The gain selections are 20, 26, 32, 36 dB.

The outputs are fully protected against shorts to GND, V<sub>CC</sub>, and output-to-output shorts with an auto recovery feature and monitor output.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
V <sub>CC</sub>	Supply voltage	AVCC, PVCC	–0.3 V to 30 V
		SHUTDOWN, MUTE	-0.3 V to V <sub>CC</sub> + 0.3 V
VI	Input voltage	GAINO, GAIN1, RINN, RINP, LINN, LINP, MSTR/SLV, SYNC	-0.3 V to VREG + 0.5 V
	Continuous total power dis	sipation	See Dissipation Rating Table
T <sub>A</sub>	Operating free-air tempera	ture range	-40°C to 85°C
TJ	Operating junction tempera	ature range <sup>(2)</sup>	-40°C to 150°C
T <sub>stg</sub>	Storage temperature range	,	−65°C to 150°C
	Lead temperature 1,6 mm	(1/16 inch) from case for 10 seconds	260°C
R <sub>Load</sub>	Load Resistance		3.2 Ω Minimum
		Human body model (3) (all pins)	±2 kV
	Electrostatic discharge	Machine model <sup>(4)</sup> (all pins)	±200 V
		Charged-device model (5) (all pins)	±500 V

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operations of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The TPA3100D2 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection shutdown. See TI Technical Briefs SCBA017D and SLUA271 for more information about using the QFN thermal pad. See TI Technical Briefs SLMA002 for more information about using the HTQFP thermal pad.
- (3) In accordance with JEDEC Standard 22, Test Method A114-B.
- (4) In accordance with JEDEC Standard 22, Test Method A115-A
- (5) In accordance with JEDEC Standard 22, Test Method C101-A

#### TYPICAL DISSIPATION RATINGS

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
48-pin RGZ (QFN)	4.63 W	37 mW/°C <sup>(1)</sup>	2.96 W	2.41 W
48-pin PHP (HTQFP)	5 W	40 mW/°C <sup>(2)</sup>	3.2 W	2.6 W

- (1) This data was taken using 1 oz trace and copper pad that is soldered directly to a JEDEC standard high-k PCB. The thermal pad must be soldered to a thermal land on the printed-circuit board. See TI Technical Briefs SCBA017D and SLUA271 for more information about using the QFN thermal pad.
- (2) This data was taken using 1 oz trace and copper pad that is soldered directly to a JEDEC standard high-k PCB. The thermal pad must be soldered to a thermal land on the printed-circuit board. See TI Technical Briefs SLMA002 for more information about using the HTQFP thermal pad.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{CC}$	Supply voltage	PVCC, AVCC	10	26	٧
$V_{IH}$	High-level input voltage	SHUTDOWN, MUTE, GAINO, GAIN1, MSTR/SLV, SYNC	2		<b>V</b>
V <sub>IL</sub>	Low-level input voltage	SHUTDOWN, MUTE, GAINO, GAIN1, MSTR/SLV, SYNC		0.8	V
		SHUTDOWN, V <sub>I</sub> = V <sub>CC</sub> , V <sub>CC</sub> = 24 V		125	
I <sub>IH</sub>	I <sub>IH</sub> High-level input current	MUTE, $V_I = V_{CC}$ , $V_{CC} = 24 \text{ V}$		75	μA
.Iu	. ng to to pat out out	GAIN0, GAIN1, MSTR/ $\overline{SLV}$ , SYNC, $V_I = VREG$ , $V_{CC} = 24 \text{ V}$		2	μ



#### **RECOMMENDED OPERATING CONDITIONS (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		$\overline{\text{SHUTDOWN}}$ , $V_{\text{I}} = 0$ , $V_{\text{CC}} = 24 \text{ V}$		2	
I <sub>IL</sub>	Low-level input current	SYNC, MUTE, GAIN0, GAIN1, MSTR/SLV, $V_I = 0$ V, $V_{CC} = 24$ V		1	μA
$V_{OH}$	High-level output voltage	FAULT, I <sub>OH</sub> = 1 mA	VREG - 0.6		V
$V_{OL}$	Low-level output voltage	FAULT, I <sub>OL</sub> = -1 mA		AGND + 0.4	V
fosc	Oscillator frequency	$R_{\rm osc}$ Resistor = 100 k $\Omega$	200	300	kHz
$T_A$	Operating free-air temperature		-40	85	°C

#### **DC CHARACTERISTICS**

 $T_A$  = 25°C,  $V_{CC}$  = 24 V,  $R_L$  = 8  $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
V <sub>os</sub>	Class-D output offset voltage (measured differentially)	V <sub>I</sub> = 0 V, Gain = 36 dB			5	50	mV
	Bypass reference for input amplifier	VBYP, no load		1.1	1.25	1.45	V
	4-V internal supply voltage	VREG, no load, V <sub>CC</sub> = 10 V to	26 V	3.75	4	4.25	V
PSRR	DC Power supply rejection ratio	V <sub>CC</sub> = 12 V to 24 V, inputs ac Gain = 36 dB	coupled to AGND,		-70		dB
I <sub>CC</sub>	Quiescent supply current	SHUTDOWN = 2 V, MUTE =	0 V, no load		22	26.5	mA
I <sub>CC(SD)</sub>	Quiescent supply current in shutdown mode	SHUTDOWN = 0.8 V, no load			180	250	μΑ
I <sub>CC(MUTE)</sub>	Quiescent supply current in mute mode	MUTE = 2 V, no load			8	10	mA
			High Side		200		
r <sub>DS(on)</sub>	Drain-source on-state resistance	$V_{CC} = 12 \text{ V}, I_{O} = 500 \text{ mA},$ $T_{I} = 25^{\circ}\text{C}$	Low side		200		$m\Omega$
		1	Total		400	500	
		CAINA OOV	GAIN0 = 0.8 V	19	20	21	4D
0	Caia	GAIN1 = 0.8 V	GAIN0 = 2 V	25	26	27	dB
G	Gain	CAINA ON	GAIN0 = 0.8 V	31	32	33	4D
		GAIN1 = 2 V	GAIN0 = 2 V	35	36	37	dB
	Gain matching	Between channels	·		2%		
t <sub>ON</sub>	Turn-on time	$C_{(VBYP)} = 1 \mu F, \overline{SHUTDOWN} = 2 V$			25		ms
t <sub>OFF</sub>	Turn-off time	$C_{(VBYP)} = 1 \mu F, \overline{SHUTDOWN}$	= 0.8 V		0.1		ms

#### **DC CHARACTERISTICS**

 $\rm T_A$  = 25°C,  $\rm V_{CC}$  = 12 V,  $\rm R_L$  = 8  $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Class-D output offset voltage (measured differentially)	V <sub>I</sub> = 0 V, Gain = 36 dB			5	50	mV
	Bypass reference for input amplifier	VBYP, no load		1.1	1.25	1.45	V
	4-V internal supply voltage	VREG, no load		3.75	4	4.25	V
PSRR	DC Power supply rejection ratio	V <sub>CC</sub> = 12 V to 24 V, Inputs ac coupled to AGND, Gain = 36 dB			-70		dB
I <sub>CC</sub>	Quiescent supply current	SHUTDOWN = 2 V, MUTE = 0	V, no load		18	22.5	mA
I <sub>CC(SD)</sub>	Quiescent supply current in shutdown mode	SHUTDOWN = 0.8 V, no load			80	200	μΑ
I <sub>CC(MUTE)</sub>	Quiescent supply current in mute mode	MUTE = 2 V, no load			7	9	mA
			High Side		200		
r <sub>DS(on)</sub>	Drain-source on-state resistance	$V_{CC} = 12 \text{ V}, I_{O} = 500 \text{ mA},$ $T_{J} = 25^{\circ}\text{C}$	Low side		200		$m\Omega$
		1,1 - 20 0	Total		400	500	



#### **DC CHARACTERISTICS (continued)**

 $\rm T_A$  = 25°C,  $\rm V_{CC}$  = 12 V,  $\rm R_L$  = 8  $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITION	IS	MIN	TYP	MAX	UNIT
		CAINIA O.S.V	GAIN0 = 0.8 V	19	20	21	dB
0 00'	Gain	GAIN1 = 0.8 V		25	26	27	uБ
G	Galli	CAINIA CAY	GAIN0 = 0.8 V	31	32	33	dB
		GAIN1 = 2 V	GAIN0 = 2 V	35	36	37	иь
t <sub>ON</sub>	Turn-on time	$C_{(VBYP)} = 1 \mu F, \overline{SHUTDOWN} = 2$	2 V		25		ms
t <sub>OFF</sub>	Turn-off time	$C_{(VBYP)} = 1 \mu F, \overline{SHUTDOWN} = 0$	).8 V		0.1		ms

#### **AC CHARACTERISTICS**

 $\rm T_A$  = 25°C,  $\rm V_{CC}$  = 24 V,  $\rm R_L$  = 8  $\Omega$  (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
K <sub>SVR</sub>	Supply ripple rejection	200 mV <sub>PP</sub> ripple from 20 Hz–1 kHz, Gain = 20 dB, Inputs ac-coupled to AGND	-70		dB
Б	Continuous sutnut nauer	THD+N = 7%, f = 1 kHz, V <sub>CC</sub> = 18 V	20.6		W
Po	Continuous output power	THD+N = 10%, f = 1 kHz, V <sub>CC</sub> = 18 V	21.8		W
THD+N	Total harmonic distortion + noise	V <sub>CC</sub> = 18 V, f = 1 kHz, P <sub>O</sub> = 10 W (half-power)	0.11%		
	Outrout into anotod a since	20 He to 20 MHz. A waighted filter. Coin. 20 dB	100		μV
V <sub>n</sub>	Output integrated noise	20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB	-80		dBV
	Crosstalk	V <sub>O</sub> = 1 Vrms, Gain = 20 dB, f = 1 kHz	-92		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N < 1%, f = 1 kHz, Gain = 20 dB, A-weighted	102		dB
	Thermal trip point		150		°C
	Thermal hysteresis		20		°C

### **AC CHARACTERISTICS**

 $\rm T_A$  = 25°C,  $\rm V_{CC}$  = 12 V,  $\rm R_L$  = 8  $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
K <sub>SVR</sub> Supply ripple rejection		200 mV <sub>PP</sub> ripple from 20 Hz–1 kHz, Gain = 20 dB, Inputs ac-coupled to AGND	-70		dB
		THD+N = 7%, f = 1 kHz	9.4		
<b>D</b>	O anti-	THD+N = 10%, f = 1 kHz	10		147
Po	Continuous output power	THD+N = 7%, f = 1 kHz, $R_L = 4 \Omega$	15.6		W
		THD+N = 10%, f = 1 kHz, $R_L = 4 \Omega$	16.4		
THD+N	Total harmonic distortion + noise	$R_L = 8 \Omega$ , $f = 1 \text{ kHz}$ , $P_O = 5 \text{ W (half-power)}$	0.11%		
		$R_L = 4 \Omega$ , $f = 1 \text{ kHz}$ , $P_O = 8 \text{ W (half-power)}$	0.15%		
.,	Outside and a decision	20 He to 20 He A society of Street Ocio. 20 dD	100		μV
V <sub>n</sub>	Output integrated noise	20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB	-80		dBV
	Crosstalk	P <sub>o</sub> = 1 W, Gain = 20 dB, f = 1 kHz	-94		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N < 1%, f = 1 kHz, Gain = 20 dB, A-weighted	98		dB
	Thermal trip point		150		°C
	Thermal hysteresis		30		°C





#### **TERMINAL FUNCTIONS**

TENNINAL FOROTIONS									
Т	ERMINAL								
NAME	QFN NO.	HTQFP NO.	I/O	DESCRIPTION					
SHUTDOWN	44	44	I	Shutdown signal for IC (LOW = disabled, HIGH = operational). TTL logic levels with compliance to AVCC.					
RINN	2	2	I	Negative audio input for right channel. Biased at VREG/2.					
RINP	3	3	I	Positive audio input for right channel. Biased at VREG/2.					
LINN	6	6	Ţ	Negative audio input for left channel. Biased at VREG/2.					
LINP	5	5	I	Positive audio input for left channel. Biased at VREG/2.					
GAIN0	8	7, 8	1	Gain select least significant bit. TTL logic levels with compliance to VREG.					
GAIN1	9	9	I	Gain select most significant bit. TTL logic levels with compliance to VREG.					
GND		1, 12, 13, 24, 25, 36, 37		Connect to the thermal pad.					
MUTE	45	45	I	Mute signal for quick disable/enable of outputs (HIGH = outputs high-Z, LOW = outputs enabled). TTL logic levels with compliance to AVCC.					
FAULT	46	46	0	TTL compatible output. HIGH = short-circuit fault. LOW = no fault. Only reports short-circuit faults. Thermal faults are not reported on this terminal.					
BSLP	18	18	I/O	Bootstrap I/O for left channel, positive high-side FET.					
PVCCL	26, 27	26, 27		Power supply for left channel H-bridge, not internally connected to PVCCR or AVCC.					
LOUTP	19, 20	19, 20	0	Class-D 1/2-H-bridge positive output for left channel.					
PGNDL	28, 29	28, 29		Power ground for left channel H-bridge.					
LOUTN	21, 22	21, 22	0	Class-D 1/2-H-bridge negative output for left channel.					
BSLN	23	23	I/O	Bootstrap I/O for left channel, negative high-side FET.					
VCLAMPL	30	30		Internally generated voltage supply for left channel bootstrap capacitor.					
VCLAMPR	31	31		Internally generated voltage supply for right channel bootstrap capacitor.					
BSRN	38	38	I/O	Bootstrap I/O for right channel, negative high-side FET.					
ROUTN	39, 40	39, 40	0	Class-D 1/2-H-bridge negative output for right channel.					
PGNDR	32, 33	32, 33		Power ground for right channel H-bridge.					




# **TERMINAL FUNCTIONS (continued)**

TERMINAL					
NAME QFN HTQFP NO. NO.		I/O	DESCRIPTION		
ROUTP	41, 42	41, 42	0	Class-D 1/2-H-bridge positive output for right channel.	
PVCCR	34, 35	34, 35		Power supply for right channel H-bridge, not connected to PVCCL or AVCC.	
BSRP	43	43	I/O	Bootstrap I/O for right channel, positive high-side FET.	
AGND	4, 17	4, 17		Analog ground for digital/analog cells in core.	
ROSC	14	14	I/O	I/O for current setting resistor of ramp generator.	
MSTR/SLV	10	10	I	Master/Slave select for determining direction of SYNC terminal. HIGH=Master mode, SYNC terminal is an output; LOW = slave mode, SYNC terminal accepts a clock input. TTL logic levels with compliance to VREG.	
SYNC	11	11	I/O	Clock input/output for synchronizing multiple class-D devices. Direction determined by MSTR/SLV terminal. Input signal not to exceed VREG.	
VBYP	16	16	0	Reference for preamplifier. Nominally equal to 1.25 V. Also controls start-up time via external capacitor sizing.	
VREG	15	15	0	4-V regulated output for use by internal cells, GAINx, MUTE, and MSTR/SLV pins only. Not specified for driving other external circuitry.	
AVCC	48	47, 48		High-voltage analog power supply. Not internally connected to PVCCR or PVCCL.	
NC	1, 7, 12, 13, 24, 25, 36, 37, 47			Not internally connected.	
Thermal Pad	-	-	-	Connect to AGND and PGND – should be star point for both grounds. Internal resistive connection to AGND and PGND. Thermal vias on the PCB should connect this pad to a large copper area on an internal or bottom layer for the best thermal performance. The Thermal Pad must be soldered to the PCB for mechanical reliability.	



#### **FUNCTIONAL BLOCK DIAGRAM**




#### TYPICAL CHARACTERISTICS


#### TABLE OF GRAPHS(1)

			FIGURE
THD+N	Total harmonic distortion + noise	vs Frequency	1, 2, 3, 4
THD+N	Total harmonic distortion + noise	vs Output power	5, 6, 7, 8
	Closed-loop response	vs Frequency	9, 10
	Output power	vs Supply voltage	11. 12
	Efficiency	vs Output power	13, 14
V <sub>CC</sub>	Supply current	vs Total output power	15, 16
	Crosstalk	vs Frequency	17, 18
k <sub>SVR</sub>	Supply ripple rejection ratio	vs Frequency	19, 20

<sup>(1)</sup> All graphs were measured using the TPA3100D2 EVM.







#### Figure 1.

# TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





Figure 2.

# TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY






Figure 4.




# TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




# TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




## TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




## TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





























#### **SUPPLY RIPPLE REJECTION RATIO** vs FREQUENCY 0 V<sub>CC</sub> = 12 V k<sub>SVR</sub> - Supply Ripple Rejection Ratio - dB $R_L = 8 \Omega$ Gain = 20 dB -20 $V_{(RIPPLE)} = 200 \text{ mV}_{PP}$ -30 -40 -50 -60 -70 -80 -90 -100 100 20 1k 10k 20k f - Frequency - Hz

Figure 19.





#### **APPLICATION INFORMATION**




Figure 21. Stereo Class-D With Differential Inputs (QFN)






Figure 22. Stereo Class-D With Single-Ended Inputs (QFN)






Figure 23. Stereo Class-D With Differential Inputs (HTQFP)






Figure 24. Stereo Class-D With Single-Ended Inputs (HTQFP)



#### **CLASS-D OPERATION**

This section focuses on the class-D operation of the TPA3100D2.

#### **Traditional Class-D Modulation Scheme**

The traditional class-D modulation scheme, which is used in the TPA032D0x family, has a differential output where each output is 180 degrees out of phase and changes from ground to the supply voltage,  $V_{CC}$ . Therefore, the differential prefiltered output varies between positive and negative  $V_{CC}$ , where filtered 50% duty cycle yields 0 V across the load. The traditional class-D modulation scheme with voltage and current waveforms is shown in Figure 25. Note that even at an average of 0 V across the load (50% duty cycle), the current to the load is high, causing high loss and thus causing a high supply current.




Figure 25. Traditional Class-D Modulation Scheme's Output Voltage and Current Waveforms into an Inductive Load With No Input

#### **TPA3100D2 Modulation Scheme**

The TPA3100D2 uses a modulation scheme that still has each output switching from 0 to the supply voltage. However, OUTP and OUTN are now in phase with each other with no input. The duty cycle of OUTP is greater than 50% and OUTN is less than 50% for positive output voltages. The duty cycle of OUTP is less than 50% and OUTN is greater than 50% for negative output voltages. The voltage across the load sits at 0 V throughout most of the switching period, greatly reducing the switching current, which reduces any I<sup>2</sup>R losses in the load.






Figure 26. The TPA3100D2 Output Voltage and Current Waveforms Into an Inductive Load

#### Efficiency: LC Filter Required With the Traditional Class-D Modulation Scheme

The main reason that the traditional class-D amplifier needs an output filter is that the switching waveform results in maximum current flow. This causes more loss in the load, which causes lower efficiency. The ripple current is large for the traditional modulation scheme, because the ripple current is proportional to voltage multiplied by the time at that voltage. The differential voltage swing is 2 x  $V_{CC}$ , and the time at each voltage is half the period for the traditional modulation scheme. An ideal LC filter is needed to store the ripple current from each half cycle for the next half cycle, while any resistance causes power dissipation. The speaker is both resistive and reactive, whereas an LC filter is almost purely reactive.

The TPA3100D2 modulation scheme has little loss in the load without a filter because the pulses are short and the change in voltage is  $V_{CC}$  instead of 2 x  $V_{CC}$ . As the output power increases, the pulses widen, making the ripple current larger. Ripple current could be filtered with an LC filter for increased efficiency, but for most applications the filter is not needed.

An LC filter with a cutoff frequency less than the class-D switching frequency allows the switching current to flow through the filter instead of the load. The filter has less resistance but higher impedance at the switching frequency than the speaker, which results in less power dissipation, therefore increasing efficiency.

#### When to Use an Output Filter for EMI Suppression

Design the TPA3100D2 without the filter if the traces from amplifier to speaker are short (< 10 cm). Powered speakers, where the speaker is in the same enclosure as the amplifier, is a typical application for class-D without a filter.



Most applications require a ferrite bead filter. The ferrite filter reduces EMI around 1 MHz and higher (FCC and CE only test radiated emissions greater than 30 MHz). When selecting a ferrite bead, choose one with high impedance at high frequencies, but low impedance at low frequencies.

Use an LC output filter if there are low frequency (<1 MHz) EMI-sensitive circuits and/or there are long wires from the amplifier to the speaker.

When both an LC filter and a ferrite bead filter are used, the LC filter should be placed as close as possible to the IC followed by the ferrite bead filter.




Figure 27. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 8  $\Omega$ 




Figure 28. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 4  $\Omega$ 




Figure 29. Typical Ferrite Chip Bead Filter (Chip Bead Example: Fair-Rite 2512067007Y3)



Using the LC filter in Figure 27, the TPA3100D2 EMI EVM passed the FCC Part 15 Class B radiated emissions with 21 inch speaker wires. Quasi-peak measurements were taken for 4 configurations, and the TPA3100D2 EMI EVM passed with at least a 5.6-dB margin. A plot of the peak measurement for the horizontal rear configuration is shown in Figure 30.




Figure 30. Radiated Emissions Prescan 30 MHz - 1000 MHz



#### **Adaptive Dynamic Range Control**




Figure 31. 1-kHz Sine Output at 10% THD+N

Figure 32. 8-kHz Sine Output at 10% THD+N

The Texas Instruments patent-pending adaptive dynamic range control (ADRC) technology removes the notch inherent in class-D audio power amplifiers when they come out of clipping. This effect is more severe at higher frequencies as shown in Figure 32.

#### Gain setting via GAIN0 and GAIN1 inputs

The gain of the TPA3100D2 is set by two input terminals, GAIN0 and GAIN1.

The gains listed in Table 1 are realized by changing the taps on the input resistors and feedback resistors inside the amplifier. This causes the input impedance  $(Z_I)$  to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance from part-to-part at the same gain may shift by  $\pm 20\%$  due to shifts in the actual resistance of the input resistors.

For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 12.8 k $\Omega$ , which is the absolute minimum input impedance of the TPA3100D2. At the lower gain settings, the input impedance could increase as high as 38.4 k $\Omega$ 


**INPUT IMPEDANCE AMPLIFIER GAIN (dB) GAIN1** GAIN0  $(k\Omega)$ TYP TYP 0 0 20 32 0 1 26 16 0 32 16 1 1 1 36 16

Table 1. Gain Setting

#### **INPUT RESISTANCE**

Changing the gain setting can vary the input resistance of the amplifier from its smallest value, 16 k $\Omega$ ± 20%, to the largest value, 32 k $\Omega$ ± 20%. As a result, if a single capacitor is used in the input high-pass filter, the -3 dB or cutoff frequency may change when changing gain steps.






The -3-dB frequency can be calculated using Equation 1. Use the Z<sub>I</sub> values given in Table 1.

$$f = \frac{1}{2 Z_i C_i} \tag{1}$$

#### INPUT CAPACITOR, C,

In the typical application, an input capacitor  $(C_l)$  is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_l$  and the input impedance of the amplifier  $(Z_l)$  form a high-pass filter with the corner frequency determined in Equation 2.



The value of  $C_I$  is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where  $Z_I$  is 20 k $\Omega$  and the specification calls for a flat bass response down to 20 Hz. Equation 2 is reconfigured as Equation 3.

$$C_i = \frac{1}{2 Z_i f_c} \tag{3}$$

In this example,  $C_l$  is  $0.4~\mu F$ ; so, one would likely choose a value of  $0.47~\mu F$  as this value is commonly used. If the gain is known and is constant, use  $Z_l$  from Table 1 to calculate  $C_l$ . A further consideration for this capacitor is the leakage path from the input source through the input network  $(C_l)$  and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at 2 V, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create dc offset voltages and it is important to ensure that boards are cleaned properly.

#### Power Supply Decoupling, C<sub>S</sub>

The TPA3100D2 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu F$  to 1  $\mu F$  placed as close as possible to the device  $V_{CC}$  lead works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 220  $\mu F$  or greater placed near the audio power amplifier is recommended. The 220  $\mu F$  capacitor also serves as local storage capacitor for supplying current during large signal transients on the amplifier outputs. The PVCC terminals provide the power to the output transistors, so a 220  $\mu F$  or larger capacitor should be placed on each PVCC terminal. A 10  $\mu F$  capacitor on the AVCC terminal is adequate.



#### **BSN and BSP Capacitors**

The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 220-nF ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 220-nF capacitor must be connected from xOUTP to BSxx, and one 220-nF capacitor must be connected from xOUTN to BSxx. (See the application circuit diagram in Figure 21.)

The bootstrap capacitors connected between the BSxx pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

#### **VCLAMP Capacitors**

To ensure that the maximum gate-to-source voltage for the NMOS output transistors is not exceeded, two internal regulators clamp the gate voltage. Two 1- $\mu$ F capacitors must be connected from VCLAMPL (pin 30) and VCLAMPR (pin 31) to ground and must be rated for at least 16 V. The voltages at the VCLAMP terminals may vary with  $V_{CC}$  and may not be used for powering any other circuitry.

#### Internal Regulated 4-V Supply (VREG)

The VREG terminal (pin 15) is the output of an internally generated 4-V supply, used for the oscillator, preamplifier, and gain control circuitry. It requires a 10-nF capacitor, placed close to the pin, to keep the regulator stable.

This regulated voltage can be used to control GAIN0, GAIN1, MSTR/SLV, and MUTE terminals, but should not be used to drive external circuitry.

#### **VBYP Capacitor Selection**

The internal bias generator (VBYP) nominally provides a 1.25-V internal bias for the preamplifier stages. The external input capacitors and this internal reference allow the inputs to be biased within the optimal common-mode range of the input preamplifiers.

The selection of the capacitor value on the VBYP terminal is critical for achieving the best device performance. During power up or recovery from the shutdown state, the VBYP capacitor determines the rate at which the amplifier starts up. When the voltage on the VBYP capacitor equals VBYP, the device starts a 16.4-ms timer. When this timer completes, the outputs start switching. The charge rate of the capacitor is calculated using the standard charging formula for a capacitor,  $I = C \times dV/dT$ . The charge current is nominally equal to  $250\mu A$  and dV is equal to VBYP. For example, a 1- $\mu F$  capacitor on VBYP would take 5 ms to reach the value of VBYP and begin a 16.4-ms count before the outputs turn on. This equates to a turn-on time of <30 ms for a 1- $\mu F$  capacitor on the VBYP terminal.

A secondary function of the VBYP capacitor is to filter high-frequency noise on the internal 1.25-V bias generator. A value of at least 0.47µF is recommended for the VBYP capacitor. For the best power-up and shutdown pop performance, the VBYP capacitor should be greater than or equal to the input capacitors.

#### **ROSC Resistor Selection**

The resistor connected to the ROSC terminal controls the class-D output switching frequency using Equation 4:

$$F_{OSC} = \frac{1}{2 \times ROSC \times COSC}$$
 (4)

COSC is an internal capacitor that is nominally equal to 20 pF. Variation over process and temperature can result in a  $\pm 15\%$  change in this capacitor value.

For example, if ROSC is fixed at 100  $k\Omega$ , the frequency from device to device with this fixed resistance could vary from 217 kHz to 294 kHz with a 15% variation in the internal COSC capacitor. The tolerance of the ROSC resistor should also be considered to determine the range of expected switching frequencies from device to device. It is recommended that 1% tolerance resistors be used.

#### **Differential Input**

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA3100D2 with a differential source, connect the positive lead of the audio source to the INP input and the negative lead from the audio source to the INN input. To use the TPA3100D2 with a single-ended source, ac ground the INP or INN input through a capacitor equal in value to the input capacitor on INN or INP and apply the audio source to either input. In a single-ended input application, the unused input should be ac grounded at the audio source instead of at the device input for best noise performance.

#### SHUTDOWN OPERATION

The TPA3100D2 employs a shutdown mode of operation designed to reduce supply current (I<sub>CC</sub>) to the absolute minimum level during periods of nonuse for power conservation. The SHUTDOWN input terminal should be held high (see specification table for trip point) during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the outputs to mute and the amplifier to enter a low-current state. Never leave SHUTDOWN unconnected, because amplifier operation would be unpredictable.

For the best power-off pop performance, place the amplifier in the shutdown or mute mode prior to removing the power supply voltage.

#### **MUTE Operation**

The MUTE pin is an input for controlling the output state of the TPA3100D2. A logic high on this terminal disables the outputs. A logic low on this pin enables the outputs. This terminal may be used as a quick disable/enable of outputs when changing channels on a television or transitioning between different audio sources.

The MUTE terminal should never be left floating. For power conservation, the SHUTDOWN terminal should be used to reduce the guiescent current to the absolute minimum level.

The MUTE terminal can also be used with the FAULT output to automatically recover from a short-circuit event. When a short-circuit event occurs, the FAULT terminal transitions high indicating a short-circuit has been detected. When directly connected to MUTE, the MUTE terminal transitions high, and clears the internal fault flag. This causes the FAULT terminal to cycle low, and normal device operation resumes if the short-circuit is removed from the output. If a short remains at the output, the cycle continues until the short is removed.

If external MUTE control is desired, and automatic recovery from a short-circuit event is also desired, an OR gate can be used to combine the functionality of the FAULT output and external MUTE control, see Figure 33.




Figure 33. External MUTE Control



#### MSTR/SLV and SYNC operation

The MSTR/SLV and SYNC terminals can be used to synchronize the frequency of the class-D output switching. When the MSTR/SLV terminal is high, the output switching frequency is determined by the selection of the resistor connected to the ROSC terminal (see ROSC Resistor Selection). The SYNC terminal becomes an output in this mode, and the frequency of this output is also determined by the selection of the ROSC resistor. This TTL compatible, push-pull output can be connected to another TPA3100D2, configured in the slave mode. The output switching is synchronized to avoid any beat frequencies that could occur in the audio band when two class-D amplifiers in the same system are switching at slightly different frequencies.

When the MSTR/SLV terminal is low, the output switching frequency is determined by the incoming square wave on the SYNC input. The SYNC terminal becomes an input in this mode and accepts a TTL compatible square wave from another TPA3100D2 configured in the master mode or from an external GPIO. If connecting to an external GPIO, recommended frequencies are 200 kHz to 300 kHz for proper device operation, and the maximum amplitude is 4 V.

#### **USING LOW-ESR CAPACITORS**

Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.



#### SHORT-CIRCUIT PROTECTION AND AUTOMATIC RECOVERY FEATURE

The TPA3100D2 has short-circuit protection circuitry on the outputs that prevents damage to the device during output-to-output shorts, output-to-GND shorts, and output-to- $V_{CC}$  shorts. When a short circuit is detected on the outputs, the part immediately disables the output drive. This is a latched fault and must be reset by cycling the voltage on the  $\overline{SHUTDOWN}$  pin or MUTE pin. This clears the short-circuit flag and allows for normal operation if the short was removed. If the short was not removed, the protection circuitry again activates.

The FAULT terminal can be used for automatic recovery from a short-circuit event, or used to monitor the status with an external GPIO. For automatic recovery from a short-circuit event, connect the FAULT terminal directly to the MUTE terminal. When a short-circuit event occurs, the FAULT terminal transitions high indicating a short-circuit has been detected. When directly connected to MUTE, the MUTE terminal transitions high, and clears the internal fault flag. This causes the FAULT terminal to cycle low, and normal device operation resumes if the short-circuit is removed from the output. If a short remains at the output, the cycle continues until the short is removed. If external MUTE control is desired, and automatic recovery from a short-circuit event is also desired, an OR gate can be used to combine the functionality of the FAULT output and external MUTE control, see Figure 33.

#### THERMAL PROTECTION

Thermal protection on the TPA3100D2 prevents damage to the device when the internal die temperature exceeds 150°C. There is a  $\pm 15$ °C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 30°C. The device begins normal operation at this point with no external system interaction.

#### PRINTED-CIRCUIT BOARD (PCB) LAYOUT

Because the TPA3100D2 is a class-D amplifier that switches at a high frequency, the layout of the printed-circuit board (PCB) should be optimized according to the following guidelines for the best possible performance.

- Decoupling capacitors—The high-frequency 1μF decoupling capacitors should be placed as close to the PVCC (pins 26, 27, 34, and 35) and AVCC (pin 48) terminals as possible. The VBYP (pin 16) capacitor, VREG (pin 15) capacitor, and VCLAMP (pins 30 and 31) capacitor should also be placed as close to the device as possible. Large (220 μF or greater) bulk power supply decoupling capacitors should be placed near the TPA3100D2 on the PVCCL, PVCCR, and AVCC terminals.
- Grounding—The AVCC (pin 48) decoupling capacitor, VREG (pin 15) capacitor, VBYP (pin 16) capacitor, and ROSC (pin 14) resistor should each be grounded to analog ground (AGND, pin 17). The PVCC decoupling capacitors and VCLAMP capacitors should each be grounded to power ground (PGND, pins 28, 29, 32, and 33). Analog ground and power ground should be connected at the thermal pad, which should be used as a central ground connection or star ground for the TPA3100D2.
- Output filter—The ferrite EMI filter (Figure 29) should be placed as close to the output terminals as possible
  for the best EMI performance. The LC filter (Figure 27 and Figure 28) should be placed close to the outputs.
  The capacitors used in both the ferrite and LC filters should be grounded to power ground. If both filters are
  used, the LC filter should be placed first, following the outputs.
- Thermal Pad—The thermal pad must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the thermal pad and thermal land should be 5,1 mm by 5,1 mm. Five rows of solid vias (five vias per row, 0,3302 mm or 13 mils diameter) should be equally spaced underneath the thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the bottom layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. See TI Technical Briefs SCBA017D and SLUA271 for more information about using the QFN thermal pad. See TI Technical Briefs SLMA002 for more information about using the HTQFP thermal pad. For recommended PCB footprints, see figures at the end of this data sheet.

For an example layout, see the TPA3100D2 Evaluation Module (TPA3100D2EVM) User Manual, (SLOU179). Both the EVM user manual and the thermal pad application note are available on the TI Web site at http://www.ti.com.



#### **BASIC MEASUREMENT SYSTEM**

This application note focuses on methods that use the basic equipment listed below:

- Audio analyzer or spectrum analyzer
- Digital multimeter (DMM)
- Oscilloscope
- Twisted-pair wires
- Signal generator
- Power resistor(s)
- Linear regulated power supply
- Filter components
- EVM or other complete audio circuit


Figure 34 shows the block diagrams of basic measurement systems for class-AB and class-D amplifiers. A sine wave is normally used as the input signal because it consists of the fundamental frequency only (no other harmonics are present). An analyzer is then connected to the APA output to measure the voltage output. The analyzer must be capable of measuring the entire audio bandwidth. A regulated dc power supply is used to reduce the noise and distortion injected into the APA through the power pins. A System Two audio measurement system (AP-II) (Reference 1) by Audio Precision includes the signal generator and analyzer in one package.

The generator output and amplifier input must be ac-coupled. However, the EVMs already have the ac-coupling capacitors,  $(C_{IN})$ , so no additional coupling is required. The generator output impedance should be low to avoid attenuating the test signal, and is important because the input resistance of APAs is not high. Conversely, the analyzer-input impedance should be high. The output resistance,  $R_{OUT}$ , of the APA is normally in the hundreds of milliohms and can be ignored for all but the power-related calculations.

Figure 34(a) shows a class-AB amplifier system. It takes an analog signal input and produces an analog signal output. This amplifier circuit can be directly connected to the AP-II or other analyzer input.

This is not true of the class-D amplifier system shown in Figure 34(b), which requires low-pass filters in most cases in order to measure the audio output waveforms. This is because it takes an analog input signal and converts it into a pulse-width modulated (PWM) output signal that is not accurately processed by some analyzers.





A. For efficiency measurements with filter-free Class-D,  $R_L$  should be an inductive load like a speaker.

Figure 34. Audio Measurement Systems

The TPA3100D2 uses a modulation scheme that does not require an output filter for operation, but they do sometimes require an RC low-pass filter when making measurements. This is because some analyzer inputs cannot accurately process the rapidly changing square-wave output and therefore record an extremely high level of distortion. The RC low-pass measurement filter is used to remove the modulated waveforms so the analyzer can measure the output sine wave.

#### DIFFERENTIAL INPUT AND BTL OUTPUT

All of the class-D APAs and many class-AB APAs have differential inputs and bridge-tied load (BTL) outputs. Differential inputs have two input pins per channel and amplify the difference in voltage between the pins. Differential inputs reduce the common-mode noise and distortion of the input circuit. BTL is a term commonly used in audio to describe differential outputs. BTL outputs have two output pins providing voltages that are 180 degrees out of phase. The load is connected between these pins. This has the added benefits of quadrupling the output power to the load and eliminating a dc blocking capacitor.

A block diagram of the measurement circuit is shown in Figure 35. The differential input is a balanced input, meaning the positive (+) and negative (-) pins have the same impedance to ground. Similarly, the BTL output equates to a balanced output.






Figure 35. Differential Input, BTL Output Measurement Circuit

The generator should have balanced outputs, and the signal should be balanced for best results. An unbalanced output can be used, but it may create a ground loop that affects the measurement accuracy. The analyzer must also have balanced inputs for the system to be fully balanced, thereby cancelling out any common-mode noise in the circuit and providing the most accurate measurement.

The following general rules should be followed when connecting to APAs with differential inputs and BTL outputs:

- Use a balanced source to supply the input signal.
- Use an analyzer with balanced inputs.
- Use twisted-pair wire for all connections.
- Use shielding when the system environment is noisy.
- Ensure that the cables from the power supply to the APA, and from the APA to the load, can handle the large currents (see Table 2).

Table 2 shows the recommended wire size for the power supply and load cables of the APA system. The real concern is the dc or ac power loss that occurs as the current flows through the cable. These recommendations are based on 12-inch long wire with a 20-kHz sine-wave signal at 25°C.

P <sub>OUT</sub> (W)	$R_L(\Omega)$	AWG Size		DC POWER LOSS (MW)		AC POWER LOSS (MW)	
10	4	18	22	16	40	18	42
2	4	18	22	3.2	8	3.7	8.5
1	8	22	28	2	8	2.1	8.1
< 0.75	8	22	28	1.5	6.1	1.6	6.2

**Table 2. Recommended Minimum Wire Size for Power Cables** 

#### **CLASS-D RC LOW-PASS FILTER**

An RC filter is used to reduce the square-wave output when the analyzer inputs cannot process the pulse-width modulated class-D output waveform. This filter has little effect on the measurement accuracy because the cutoff frequency is set above the audio band. The high frequency of the square wave has negligible impact on measurement accuracy because it is well above the audible frequency range, and the speaker cone cannot respond at such a fast rate. The RC filter is not required when an LC low-pass filter is used, such as with the class-D APAs that employ the traditional modulation scheme (TPA032D0x, TPA005Dxx).

The component values of the RC filter are selected using the equivalent output circuit as shown in Figure 36.  $R_L$  is the load impedance that the APA is driving for the test. The analyzer input impedance specifications should be available and substituted for  $R_{ANA}$  and  $C_{ANA}$ . The filter components,  $R_{FILT}$  and  $C_{FILT}$ , can then be derived for the system. The filter should be grounded to the APA near the output ground pins or at the power supply ground pin to minimize ground loops.






Figure 36. Measurement Low-Pass Filter Derivation Circuit-Class-D APAs

The transfer function for this circuit is shown in Equation 5 where  $\omega_{O} = R_{EQ}C_{EQ}$ ,  $R_{EQ} = R_{FILT} \parallel R_{ANA}$  and  $C_{EQ} = (C_{FILT} + C_{ANA})$ . The filter frequency should be set above  $f_{MAX}$ , the highest frequency of the measurement bandwidth, to avoid attenuating the audio signal. Equation 6 provides this cutoff frequency,  $f_{C}$ . The value of  $R_{FILT}$  must be chosen large enough to minimize current that is shunted from the load, yet small enough to minimize the attenuation of the analyzer-input voltage through the voltage divider formed by  $R_{FILT}$  and  $R_{ANA}$ . A general rule is that  $R_{FILT}$  should be small (~100  $\Omega$ ) for most measurements. This reduces the measurement error to less than 1% for  $R_{ANA} \ge 10~k\Omega$ .

$$\left(\frac{V_{OUT}}{V_{IN}}\right) = \frac{\left(\frac{R_{ANA}}{R_{ANA} + R_{FILT}}\right)}{1 + j\left(\frac{R_{OUT}}{O}\right)}$$
(5)
$$f_{c} = \overline{2} \times f_{max}$$

An exception occurs with the efficiency measurements, where  $R_{FILT}$  must be increased by a factor of ten to reduce the current shunted through the filter.  $C_{FILT}$  must be decreased by a factor of ten to maintain the same cutoff frequency. See Table 3 for the recommended filter component values.

Once  $f_C$  is determined and  $R_{FILT}$  is selected, the filter capacitance is calculated using . When the calculated value is not available, it is better to choose a smaller capacitance value to keep  $f_C$  above the minimum desired value calculated in Equation 7.

$$C_{FILT} = \frac{1}{2 \times f_c \times R_{FILT}}$$
 (7)

Table 3 shows recommended values of  $R_{FILT}$  and  $C_{FILT}$  based on common component values. The value of  $f_C$  was originally calculated to be 28 kHz for an  $f_{MAX}$  of 20 kHz.  $C_{FILT}$ , however, was calculated to be 57,000 pF, but the nearest values of 56,000 pF and 51,000 pF were not available. A 47,000-pF capacitor was used instead, and  $f_C$  is 34 kHz, which is above the desired value of 28 kHz.

**Table 3. Typical RC Measurement Filter Values** 

MEASUREMENT	R <sub>FILT</sub>	C <sub>FILT</sub>		
Efficiency	1000 Ω	5,600 pF		
All other measurements	100 Ω	56,000 pF		





.com 15-May-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPA3100D2PHP	ACTIVE	HTQFP	PHP	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPA3100D2PHPG4	ACTIVE	HTQFP	PHP	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPA3100D2PHPR	ACTIVE	HTQFP	PHP	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPA3100D2PHPRG4	ACTIVE	HTQFP	PHP	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPA3100D2RGZR	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPA3100D2RGZR-P	PREVIEW	QFN	RGZ	48		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPA3100D2RGZRG4	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPA3100D2RGZT	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPA3100D2RGZTG4	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PHP (S-PQFP-G48)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.






#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# PHP (R-PDSO-G48) PowerPAD™



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting options for vias placed in the thermal pad.



4204101/E 11/04

# RGZ (S-PQFP-N48) PLASTIC QUAD FLATPACK 7,15 6,85 PIN 1 INDEX AREA TOP AND BOTTOM 1,00 0,80 → 0,20 REF. SEATING PLANE 0,08 0,05 0,00 48X $\frac{0,50}{0,30}$ EXPOSED THERMAL PAD 37 $\frac{25}{0,18}$ $\frac{0,30}{0,18}$ $\frac{0,10}{0}$

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

    See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# RGZ (S-PQFP-N48)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265